I. INTRODUCTION
Reversible computing is a model of computing where the computational process to some extent is reversible, i.e., time invertible. A necessary condition for reversibility of a computational model is that the relation of the mapping states of transition functionsto their successors should at all times be one-to-one. Reversible computing is generally considered an unconventional form of computing.The implementation of reversible computing thus amounts to learning how to characterize and control the physical dynamics of mechanisms to carry out desired computational operations so precisely that we can accumulate a negligible total amount of uncertainty regarding the complete physical state of the mechanism, per each logic operation that is performed. In other words, we would need to precisely track the state of the active energy that is involved in carrying out computational operations within the machine, and design the machine in such a way that the majority of this energy is recovered in an organized form that can be reused for subsequent operations, rather than being permitted to dissipate into the form of heat. Although achieving this goal presents a significant challenge for the design, manufacturing, and characterization of ultraprecise new physical mechanisms for computing, there is at present no fundamental reason to think that this goal cannot eventually be accomplished, allowing us to someday build computers that generate much less than 1 bit's worth of physical entropy (and dissipate much less than kT in 2 energy to heat) for each useful logical operation that they carry out internally.
Reversible logic circuits have been historically motivated by theoretical research in low power electronics as well as practical improvement of bit manipulation transforms in cryptography and computer graphics. Recently, reversible circuits have attracted interest as components of quantum algorithms, as well as in photonic and nano computing technologies where some switching devices offer no signal gain. Research in generating reversible logic distinguishes between circuit synthesis, post synthesis optimization, and technology mapping. In this survey, we review algorithmic paradigms search based, cycle based, transformation based, and BDD based as well as specific algorithms for reversible synthesis, both exact and heuristic. We conclude the survey by outlining key open challenges in synthesis of reversible and quantum logic, as well as most common misconceptions.
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A computation is reversible if it can be "undone" in the sense that the output contains sufficient information to reconstruct the input, i.e., no input information is erased . It is also common to require that no information is duplicated. In Computer Science, reversible transformations have been popularized by the Rubik"s cube and slid ingtile puzzles, which fueled the development of new algorithms, such as iterative deepening A search Prior to that, reversible computing was proposed to minimize energy loss due to the erasure and duplication of information [1, 2] .Today, In particular, the performance of cryptographic algorithms DES, Two fish and Serpent, as well as string reversals and matrix transpositions, can be considerably improved by the addition of bit permutation instructions . In another example, the reversible butterfly operation is a key element for Fast Fourier Transform (FFT) algorithms and has been used in application specific Xtensa processors from Tensilica. Reversible computations in these applications are usually short and hand optimized [5, 6] .
Program inversion and reversible debugging generalize the "undo" feature in integrated debugging environments and allow reconstructing sequences of decisions that lead to a particular
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Networks on chip with mesh based and hyper cubic topologies perform permutation routing among nodes when each node can both send and receive messages. To route a message, regular permutation patterns such as bit reversal, complement and transpose are applied to minimize the number of communication steps. Nano and photonic circuits are made up of devices without gain, and they cannot freely duplicate bits because that requires energy. They also tend to recycle available bits to conserve energy. Generally, building nano size switching devices with gain is difficult because this requires an energy distribution network. Therefore, reversibility is fundamentally important to nano scale computing, although specific constraints may vary for different technologies. Quantum computationS is another motivation to study reversible computation because unitary transformations in quantum mechanics are reversible. Quantum algorithms have been designed to solve several problems in polynomial time, where best known conventional algorithms take more than polynomial time. A key example is number factoring, which is relevant to cryptography. While unitary transformations can be difficult to work with in general, many prominent quantum algorithms contain large blocks with reversible circuits that do not invoke the full power of quantum computation, e.g., for arithmetic operations. Circuits for quantum error correction contain large sections of reversible circuits that implement GF linear transformations .
III. PROPOSED SYSTEM
Decoders are the collection of logic gates fixed up in a specific way such that, for an input combination, all outputs terms are low except one. These terms are the minterms. Thus, when an input combination changes, two outputs will change. Let, there are n inputs, so number of outputs will be 2n. There are several designs of reversible decoders in the literature. To the best of out knowledge, the designs from is the only reversible design that preserve parity too.
Feynman Double Gate:
The input vector is I (A, B,c) and the output vector is O (P, Q,R). 
Toffoli Gate:
The input vector is I (A, B, C) and the output vector is O (P, Q, R). The outputs are defined by P=A, Q=B, R=AB⊕C. Quantum cost of a Toffoli gate is 5shown in fig 3 and indicated in table 3 . The reversible logic is being used with Toffoli gate which is also a reversible gate. Toffoli gate consists of many small combinational gates such as AND, OR gates which are connected together to form decoder. These gates can be externally connected together for separate purpose.
The idea seems to be like a cellphone used for multi-tasking purpose like talk, listen to music, games etc. The power consumption is much reduced to greater extent. Decoder may produce error bits in the output due to many problems.These gates are embedded in the same decoder block. Whatever gates are required that can be used and other gates are left as it is. This is done by power grating method. In this method, only the required gates are taken into account while others are left as it is with switching technique with the VDD and GND for the active circuit. But for the circuit to act as the complete decoder, all the Toffoli gates are taken into use. Again if a number of the gates are used, then the power consumption may increase in this method. But this is reduced by giving the inputs to each of the gates by bypassing the inputs. There is no need of the method application in the encoder as encoding is to encode the check bits to the input. So there is no need of the reversible logic over there. The fault tolerant can be used in all the power low usage devices. It is mainly used in digital image processing, networking etc.So in our work, the toffoli decoder is designed in such a way that four toffoli individual gate is grouped together to form decoder as a whole while individually they contribute to the individual AND gates. In this way, the proposed circuit can operate as both decoder and the individual operation that is required which was not possible in previous proposals.At the same time reducing the garbage outputs to maximum extent possible. Another criteria that has to be taken into account is the power consumption is the reason for the design of the project. The power consumed in Toffoli decoder is very much reduced than fredkin and freymann gates described in our work. The speed of the decoder doesn"t get affected due to the multiple operation as the operation is parallel processing and the delay of the circuits are reduced to the minimum value.The area occupied by the decoder is also less i.e the range is in micrometers as the transistor sizing is made to nanometers. The designed decoder will reduce the area consumption without retarding the speed. The design methodologies of an 2 to 4 reversible fault tolerant decoder. In this work we presented design methodologies of a reversible fault tolerant decoder using dsch and microwind. In this proposed circuit has been constructed with the help of reversible toffoli logic gate and it has been shown that the transistor implementation of the decoder works correctly. We proposed several M Anto Bennet,T.Mari Selvi,S.Mohana Priya,S Monica,R.Kanimozhi Efficient approaches for designing the logical reversibility of computation 59 lower bounds on the numbers of garbage outputs, constant inputs and quantum cost and proved that the proposed circuit has constructed with the optimum garbage outputs, constant inputs and quantum cost.In addition, we presented the designs of the individual gates of the decoder using MOS transistors in order to implement the circuit of the decoder with transistors. Simulations of the transistor implementation of the decoder showed that the proposed fault tolerant decoder works correctly. The comparative results proved that the proposed designs perform better than its counterpart. We also proved the efficiency and supremacy of the proposed scheme with several theoretical explanations. Proposed reversible fault tolerant decoders can be used in parallel circuits, multiple-symbol differential detection network components and in digital signal processing etc.
